chip design flow and hardware modelling